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ABSTRACT 
This paper presents a cell library for automatic synthesis of 
analog error control decoders. By using some basic cells, 
analog error control decoders can be automatically synthe-
sized. Also, using automatic synthesis based on this cell 
library, the circuit performance is not degraded and the cir-
cuit is smaller and lower power compared with correspond-
ing canonical designs. 
1. INTRODUCTION 
It has 'Tecently been observed that a number of important 
algorithms in error-control coding can be interpreted as op-
erations -of the sum-product algorithm on probability prop-
agation networks which are a kind off actor graph [I) [2] 
[3]. ;Researchers bave also noticed that the sum-product al-
gorithm on probability propagation networks may be well 
suited for analog VLSI [4] [5]. As a result, analog error 
control decoders have been built by using BiCMOS [6] [7] 
and recently by using CMOS [8]. Meanwhile, automatic 
synthesis for large analog circuits is still a problem. One of 
the maio reasons for this lack of automation is that analog 
design in general is perceived as less systematic and more 
heuristic than digital design. In designing analog error con-
trol decoders, researchers have found that analog error con-
trol decoders have a regular structure and the entire circuit 
can be built using a few basic cells. As a result, a few basic 
cells can be built and then a tool can automate the construc-
tion of the analog error control decoder using these cells 
[7]. However, using their method, different decoders may 
need different basic cells. As a result, it is still not a general 
method that can be used for different analog error control 
decoders. This paper shows that all analog error control de-
coders can be built by using a small number of basic cells 
in a cell library, facilitating automatic synthesis. Morever, 
our analysis shows that analog error control decoders built 
using this method are comparable in performance, smaller, 
and lower power than the corresponding canonical designs. 




Fig. 1. Probability propagation network building block. 
2. BASIC CELLS 
Figure I is the canonical basic building block of the sum-
product algorithm and Figure 2 is the corresponding circuit. 
The values of m, n, k are allowed to vary. There are also 
many possible functions I(x, y, z), making the number of 
such building blocks nearly infinite. Suppose that each z 
term is the sum of I = xy I z product terms, there are 
different combinations, each requires a unique cell. For ex-
ample, if m = n = k = 4, and each z term is the sum 
of 4 xy product terms, there are 63,063,000 different cells. 
Of course, we must find some small basic cells so that the 
number of basic cells can be kept under control. 
In Figure 2, the circuit below the wire network is used 
to generate product tenns and the circuit above the wire net-
work is used to do normalization so that the current of all 
the outputs added together equal I u where luis the current 
designated as representation of probability I. Breaking the 
circuit shown in Figure 2 into two cells results in a product 
cell and a normalization cell. 
In communication, the signal used always belongs to a 
signal set which have signal number of 2's power such as 
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Fig. 2. Typical cell used in canonical design. 
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Fig. 3. Product cell. 
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BPSK, QPSK, 8-PSK, 16-QAM. Thus, m, n, k in Figute I 
are all powers of 2. Now, it seems that we could build a 
limited number of basic cells. However, if the output of a 
normalization cell is needed to be distributed to the input of 
a lot of product cells, then the current output of the normal-
ization cell needs to be duplicated. Because the number of 
product cells to which the normalization cell's output must 
be distributed varies, it is difficult for us to build a limited 
number of normalization cells. Therefore, it is better for us 
to move the diode connected transistors from the input of 
product cell to the output of normalization cell. As a result, 
the product cell accepts voltage input and provides current 
output where the normalization cell accepts current input 
and provides voltage output. Figure 3 shows a product-m-n 
cell and Figute 4 shows a normalize-k cell. 
Note that Vret in the normalization cell must be differ-
ent based on whether its output is connected to the x input 
or y input of a product cell. As a result, the output of a nor-
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Fig. 4. Normalization cell. 
Fig. 5. Double normalization cell. 
malization cell must only be connected to either x inputs or 
y inputs of product cells. In the case when the output of a 
normalization cell is needed to be connected to both the y 
inputs of product cells and x inputs of product cells, nor-
malization cells which we call dnormalize-k cells shown in 
Figute 5 are needed. 
From the above analysis, if m $ 2r , n $ 28 , and 
k S; 2', then a cell library needs rs product-m-n cells, t 
normalize-k cells and t dnormalize-k cells. Our current cell 
library has 80 cells: product-2-2, ... , product-2-256, ... , 
product-256-256, normalize-2, normalize-4, ... , normalize-
256, dnormalize-2, dnormalize-4, ... , dnormalize-256, and 
it enables construction of current analog error control de-
coders. This more than sufficient for current analog error 
control decoders in which typical values of m, n, k are not 
larger than 16. As a result, a cell library with 24 cells is 
enough for current analog error control decoders. Figute 6 
and 7 are two examples of how to build larger blocks us-
ing these cells. The circuit shown in Figute 6 calculates the 
joint probabilities of two independent variables. The circuit 
shown in Figure 7 is the butterfly trellis (also called soft 
XOR). It performs the following operation and it is often 
used when Z is a parity check variable of X and Y. 
[ 
pZ(O) ] _ [ pX(O)pY(O) + pX(l)pY(l) ] 
pZ(l) - pX(O)pY(l) + pX(l)pY(O) 
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Fig. 7. Example 2. 
3. THERMAL EFFECT 
A potential problem of using these basic cells to build a 
circuit is cross-chip temperature difference. The voltage-
current relation has dependence on temperature. As a re~ 
suit, using this approach, this thermal effect may be greater 
than the canonical design because the temperature between 
different blocks may be different. As a result, this ther-
mal effect is analyzed by using the equations described in 
[9) and choosing typical values for k3 = 1.5 and k4 = 
2m V / K. For the circuit shown in Figure 8, Matlab sim-
ulation shows that even if IO,b and h,b are changed signif-
icantly compared with Io,a and h,a, the probability PO,b = 
Io,b/(1o,b + h,b) does not change significantly compared 
withPo,a = Io,a/(Io,a +h,a) because the currents are mag-
nified by nearly the same scale. Figure 9 shows the rela-
tionship betweenpo,b andpo,a ifTa = 300K, Tb = 31OK, 
and Io,a + I
"
a = InA. It is clear that even 10K variation 
doesn't change the probability much. For analog error con-
trol decoders, the circuit blocks are uniformly distributed 
in the chip so that the power consumed is also nearly uni-
formly distributed. Also, for a CMOS circuit working under 
weak inversion, the consumed power is very small so that 
the temperature difference between different blocks should 
be likely too small to cause any problems. 
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Fig. 9. Thermal effect for the current mirrors 
4. DECREASING THE CIRCUIT COMPLEXITY 
Note from Figure 3 that in the product core, there are always 
n transistors even if only k products are useful and the other 
n - k products are discarded by shorting their output to V dd. 
These dummy transistors are needed to make the following 
equation hold for the current shown in Figure 2. 
Ii,j = Ix,,' Iy,j/(1y,l + ... + Iy,n) = Ix,,' Iy,j/Io 
We can minimize the transistor count by substituting the 
n-k transistors with 1 transistor, if the circuit shown in Fig-
ure 10 is used to generate the gate voltage of this transistor. 
Figure 10 contains k + 2 transistors (I PMOS transistor and 
k + 1 NMOS transistors). As a result, we can replace the 
original n - k transistors with k + 3 transistors. In cases 
that n is much larger than k. using this technique can save 
a lot of transistors. The disadvantage of using this tech-
nique is that the circuit may be a little slow compared with 
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Fig. 10. Reference cell. 
the original design. Also, notice that if this technique is 
used, then the gate voltages of the transistors in the prod· 
uct core-Vy,l, Vy,2, .. .vy,k and the voltage corresponding to 
Iu - (Iy,1 + ... + Iy,k) are provided by different cells, so the 
thermal effect may cause problems in this case. 
In order to use this technique, we need to build another 
family of basic cells which we call reference cells. This kind 
of cell always contains k+ 1 NMOS transistors and 1 PMOS 
transistor. Because k is always a power of 2, building ref-
2, ref-3, ref-5, ... , ref-129 are enough for most analog er-
ror control decoders. I We also need to build corresponding 
product cells product-2-3, product-2-5, ... , product-2-129. 
5. COMPARISON WITH CANONICAL DESIGN 
The circuit cells shown in Figure 2 are used in canonical de-
sign. Notice that the product cell and normalization cell are 
combined together, and the cell uses current input and cur-
rent output. The advantages are that the thennal problem is 
reduced and the wires between the product cell and the nor-
malization cell are short because the two cells are combined 
in one cell. However, the thermal problem is likely not a 
serious problem for our approach from the previous anal-
ysis. Also, the wire network does not significantly affect 
the perfonnance. As a result, the circuit perfonnance using 
our approach should still be comparable with the canonical 
design. We have verified the performance to be nearly the 
same with Spice simulation of the extended Hamming(8,4) 
decoder [8] using this approach and the canonical design. 
For the circuit complexity, when the outputs of a cell 
shown in Figure 2 are needed to be given to several cell's in-
put, then the output current needs to be duplicated by using 
more transistors. For the extended Hamming(8,4) decoder 
[8), the core of the decoder uses 292 transistors using this 
approach. Ifthe canonical design shown in Figure 2 is used, 
then the core of the decoder requires 36 more transistors. 
This approach is also lower power because current du-
plication is saved in some cases. For the extended Ham-
ming(8,4) decoder[8], the power used by the core of the de-
I We use the number of NMOS transistors in the cell to discriminate 
different cells. 
coder using this approach is 32 * I u * V dd while the power 
used by the corresponding canonical design is 40 * I u * V dd 
because 8 current duplications are saved while each current 
duplication conswnes Iu * V dd. 
6. CONCLUSIONS AND FUTURE WORK 
We have developed a cell library to support a general au-
tomatic synthesis method which is adaptable for different 
analog error control decoders. Using this library, the circuit 
perfonnance is nearly the same and the circuit is smaller 
and lower power compared with the corresponding canon-
ical designs. Currently, an automatic synthesis tool is un-
der construction and we would like to use this tool and our 
new cell library to design some analog error control decoder 
chips and test them in the future. 
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